first control means for reading out a plurality of coordinate graphic data from said graphic memory in a read cycle in accordance with the addresses of the ...
|
www.patentstorm.us/patents/4706213/claims.html
|
|
An example of such digital calculation occurs in the calculation of the angular coordinate in a scan conversion from Cartesian to polar coordinates, as may be done for addressing television graphic display memory organized to be addressed in polar coordinates.
|
www.freepatentsonline.com/4434437.html
|
|
3 the bits in each memory element 16 are divided into P separate arrays 20. The low order address bits 18 are array X and Y coordinate select pulses that ...
|
www.freepatentsonline.com/4506364.html
|
|
hello guys, i finally found both the correct coordinates address as .... From my experience, the addresses for X and Y coordinate should not ...
|
memoryhacking.com/forums/viewtopic.php?f=37&t=5245&star...
memoryhacking.com/forums/viewtopic.php?f=37&t=5245&start=15
|
|
Byung Chung, Jinsuo Zhang, Jih-Kwon Peir, Shih Lai, Konrad Lai, "Direct Load: Dependence-Linked Dataflow Resolution of Load Address and Cache Coordinate," Microarchitecture, IEEE/ACM International Symposium on, pp. 76, 34th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'01), 2001.
|
doi.ieeecomputersociety.org/10.1109/MICRO.2001.991107
|
|
Associative memories offered relief from the continuing problem presented by the typical coordinate-addressed memory which requires that an "address" be ...
|
portal.acm.org/citation.cfm?id=1479992.1480023
|
|
Turtle geometry is also sometimes used in environments other than Logo as an alternative to a strictly coordinate-addressed graphics system. For instance, the idea of turtle graphics is also useful for ... This is an extremely useful symbol that keeps reminding students that a variable is really some 'place' in memory.
|
wiki.networkdictionary.com/index.php/Logo_%28programmin...
wiki.networkdictionary.com/index.php/Logo_%28programming_language%29?ndeng0508_nd_wiki__session=6j74onoi0b6kh6itk12gqngin2
|
|
Coherence activity is performed within each coherence plane independent of other coherence planes, and a mapping of the address space to the coherence planes is independent of a physical location of the addressed memory in a distributed system memory.
|
www.patentgenius.com/patent/7353340.html
|
|
20 bit Address--points to a specific register, or is physical address for the specified RAM 16 bit Data--read or write data to the above addressed memory element The VXI Interface14 directly translates between VXI/host communication and the SDI format.
|
www.patentgenius.com/patent/7495674.html
|
|